TC7660S

Super Charge Pump DC-to-DC Voltage Converter

Features

- AEC-Q100 Automotive Qualified, See Product Identification System
- · Oscillator Boost from 10 kHz to 45 kHz
- Converts +5V Logic Supply to ±5V System
- Wide Input Voltage Range: +1.5V to +12V
- Efficient Voltage Conversion (99.9%, typical)
- · Excellent Power Efficiency (98%, typical)
- Low Power Consumption: 80 μA (typical)

 W IN = 5V
- · Low Cost and Easy to Use
 - Only Two External Capacitors Required
- Available in 8-Pin Small Outline (SOIC) and 8-Pin PDIP Packages
- Improved ESD Protection (10 kV HBM)
- No External Diode Required for High-Voltage Operation

Applications

- RS-232 Negative Power Supply
- · Simple Conversion of +5V to ±5V Supplies
- Voltage Multiplication V_{OUT} = ± n V⁺
- Negative Supplies for Data Acquisition Systems and Instrumentation


General Description

The TC7660S device is a pin-compatible replacement for the industry standard 7660 charge pump voltage converter. It converts a +1.5V to +12V input to a corresponding -1.5V to -12V output using only two low-cost capacitors, eliminating inductors and their associated cost, size and electromagnetic interference (EMI). Added features include an extended supply range to 12V and a frequency boost pin for higher operating frequency, allowing the use of smaller external capacitors.

The on-board oscillator operates at a nominal frequency of 10 kHz. Frequency is increased to 45 kHz when pin 1 is connected to V⁺. Operation below 10 kHz (for lower supply current applications) is possible by connecting an external capacitor from OSC to ground (with pin 1 open).


The TC7660S is available in 8-Pin PDIP and 8-Pin Small Outline (SOIC) packages in commercial and extended temperature ranges.

Package Type



TC7660S

Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings[†]

Supply Voltage	+13V
LV, Boost, and OSC Inputs Voltage: (Note 1)	
	0.3V to $(V^+ + 0.3V)$ for $V^+ < 5.5V$
	$(V^+ - 5.5V)$ to $(V^+ + 0.3V)$ for $V^+ > 5.5V$
Current into LV	20 µA for V ⁺ > 3.5V
Output Short Duration (V _{SUPPLY} ≤ 5.5V)	
Package Power Dissipation: $(T_A \le +70^{\circ}C)$ (Note 2)	
8-Pin PDIP	730 mW
8-Pin SOIC	470 mW
Lead Temperature (Soldering, 10s)	+300°C
ESD Protection on all pins:	
Human Body Model	8000V
Machine Model	800V

- † Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.
- **Note 1:** Connecting any input terminal to voltages greater than V⁺ or less than GND may cause destructive latch-up. It is recommended that no inputs from sources operating from external supplies be applied prior power-up of the TC7660S.
 - 2: Derate linearly above +50°C by 5.5 mW/°C.

ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise noted, specifications measured over operating temperature range with $V^+ = 5V$, $C_{OSC} = 0$, refer to test circuit in Figure 4-1.

Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions
Supply Current	I ⁺	_	80	160	μA	R _L = ∞
(Boost Pin = OPEN or GND)		_	_	180		$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$
5.12,		_	_	180		$-40^{\circ}\text{C} \le \text{T}_{A} \le +85^{\circ}\text{C}$
		_	_	200		$-55^{\circ}C \le T_A \le +125^{\circ}C$
Supply Current	I ⁺	_	_	300	μA	$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$
(Boost Pin = V ⁺)		_	_	350		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$
		_	_	400		$-55^{\circ}C \le T_A \le +125^{\circ}C$
Supply Voltage Range, High	V ⁺ H	3.0	_	12	V	Min. \leq T _A \leq Max, R _L = 10 k Ω , LV Open
Supply Voltage Range, Low	V ⁺ L	1.5	_	3.5	V	Min. $\leq T_A \leq Max$, $R_L = 10 \text{ k}\Omega$, LV to GND
Output Source Resistance	R _{OUT}	_	60	100	Ω	I _{OUT} = 20 mA
		_	70	120		I_{OUT} = 20 mA, 0°C \leq T _A \leq +70°C
		_	70	120		$I_{OUT} = 20 \text{ mA}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$
		_	105	150		$I_{OUT} = 20 \text{ mA}, -55^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$
		_	_	250		V^+ = 2V, I_{OUT} = 3 mA, LV to GND 0° C \leq $T_{A} \leq$ +70 $^{\circ}$ C
		_	_	400		$V^{+} = 2V$, $I_{OUT} = 3$ mA, LV to GND $-55^{\circ}C \le T_{A} \le +125^{\circ}C$

ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise noted, specifications measured over operating temperature range with $V^+ = 5V$, $C_{OSC} = 0$, refer to test circuit in Figure 4-1.

Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions
Oscillator Frequency	fosc		10	_	kHz	Pin 7 open, Pin 1 open or GND
			45			Boost Pin = V ⁺
Power Efficiency	P _{EFF}	96	98	_	%	R _L = 5 kΩ; Boost Pin Open
		95	98	_		$T_{MIN} \le T_A \le T_{MAX}$; Boost Pin Open
			88	_		Boost Pin = V ⁺
Voltage Conversion Efficiency	V _{OUTEFF}	99	99.9	_	%	R _L = ∞
Oscillator Impedance	Z _{OSC}	_	1	_	ΜΩ	V ⁺ = 2V
		_	100	_	kΩ	V ⁺ = 5V

TEMPERATURE SPECIFICATIONS

Electrical Characteristics: Unless otherwise noted, specifications measured over operating temperature range with $V^+ = 5V$, $C_{OSC} = 0$, refer to test circuit in Figure 4-1.

V OV, SOSC S, Total to tost silical in Figure 1 1.							
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions	
Temperature Ranges							
Operating Temperature Range	T _A	0	_	+70	°C	C suffix	
	T _A	-40	_	+85	°C	E suffix	
	T _A	-40	_	+125	°C	V suffix	
Storage Temperature Range	T _A	-65	_	+150	°C		
Thermal Package Resistances							
Thermal Resistance, 8LD PDIP	θ_{JA}	-	89.3	_	°C/W		
Thermal Resistance, 8LD SOIC	θ_{JA}	_	148.5	_	°C/W		

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $C_1 = C_2 = 10 \mu F$, $ESR_{C1} = ESR_{C2} = 1 \Omega$, $T_A = 25 ^{\circ}C$. See Figure 4-1.




FIGURE 2-1: Unloaded Oscillator Frequency vs. Temperature.




FIGURE 2-2: Supply Current vs. Temperature (with Boost Pin = V_{IN}).




FIGURE 2-3: Output Source Resistance vs. Supply Voltage.




FIGURE 2-4: Unloaded Oscillator Frequency vs. Temperature with Boost Pin = V_{IN} .




FIGURE 2-5: Voltage Conversion.




FIGURE 2-6: Output Source Resistance vs. Temperature.

Note: Unless otherwise indicated, $C_1 = C_2 = 10~\mu\text{F}$, $ESR_{C1} = ESR_{C2} = 1~\Omega$, $T_A = 25^{\circ}\text{C}$. See Figure 4-1.




FIGURE 2-7: Output Voltage vs. Output Current.




FIGURE 2-8: Supply Current vs. Temperature.




FIGURE 2-9: Supply Current vs. Temperature.




FIGURE 2-10: Power Conversion Efficiency vs. Load.




FIGURE 2-11: Supply Current vs. Temperature.

3.0 PIN DESCRIPTION

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

Pin Number	Symbol	Description
1	BOOST	Switching Frequency boost pin
2	CAP ⁺	Charge pump capacitor positive terminal
3	GND	Ground terminal
4	CAP-	Charge pump capacitor negative terminal
5	V _{OUT}	Output voltage
6	LV	Low-voltage pin; connect to GND for V+ < 3.5V
7	osc	Oscillator control input; bypass with an external capacitor to slow the oscillator
8	V ⁺	Power supply positive voltage input

3.1 Switching Frequency Boost Pin (Boost)

By connecting the boost pin (pin 1), the switching frequency of the charge pump is increased from 10 kHz typical to 45 kHz typical. By connecting the boost pin (pin1), to the V^+ pin (pin 8), the switching frequency of the charge pump is increased from 10 kHz typical to 45 kHz typical.

3.2 Charge Pump Capacitor (CAP⁺)

The positive connection for the charge pump capacitor or flying capacitor is used to transfer charge from the input to the output source. In the voltage-inverting configuration, the charge pump capacitor is charged to the input voltage during the first half of the switching cycle. During the second half of the switching cycle, the charge pump capacitor is inverted and the charge is transferred to the output capacitor and load.

It is recommended to use a low ESR (equivalent series resistance) capacitor. Additionally, larger values will lower the output resistance.

3.3 Ground (GND)

The ground (GND) terminal is used for the input and output zero volt reference.

3.4 Charge Pump Capacitor (CAP)

The negative connection for the charge pump capacitor or flying capacitor is used to transfer charge from the input to the output source. Proper orientation is imperative when using a polarized capacitor.

3.5 Output Voltage (V_{OUT})

The negative connection for the charge pump output capacitor is used to obtain a negative output voltage. In the voltage-inverting configuration, the charge pump output capacitor supplies the output load during the first half of the switching cycle. During the second half of the switching cycle, the charge is restored to the charge pump output capacitor.

It is recommended to use a low ESR capacitor. Additionally, larger values will lower the output ripple.

3.6 Low Voltage Pin (LV)

The low-voltage pin ensures proper operation of the internal oscillator for input voltages below 3.5V. The low-voltage pin should be connected to ground (GND) for input voltages below 3.5V. Otherwise, the low-voltage pin should be allowed to float.

3.7 Oscillator Control Input (OSC)

The oscillator control input can be utilized to slow down or speed up the operation of the TC7660S. Refer to Section 5.4 "Changing the TC7660S Oscillator Frequency" for details on altering the oscillator frequency.

3.8 Power Supply (V⁺)

The positive power supply input voltage connection.

It is recommended to use a low ESR capacitor to bypass the power supply input to ground.

4.0 DETAILED DESCRIPTION

4.1 Theory of Operation

The TC7660S contains all the necessary circuitry to implement a voltage inverter, with the exception of two external capacitors, which may be inexpensive 10 μF polarized electrolytic capacitors. Operation is best understood by considering Figure 4-2, which shows an idealized voltage inverter. Capacitor C_1 is charged to a voltage V^+ for the half cycle when switches S_1 and S_3 are closed and switches S_2 and S_4 are open. During the second half cycle of operation, switches S_2 and S_4 are closed and switches S_1 and S_3 are open, thereby shifting capacitor C_1 negatively by V^+ volts. Charge is then transferred from C_1 negatively by V^+ volts. Charge is then transferred from C_1 to C_2 , such that the voltage on C_2 is exactly V^+ assuming ideal switches and no load on C_2 .

The four switches in Figure 4-2 are MOS power switches; S_1 is a P-channel device, and S_2 , S_3 and S_4 are N-channel devices. The main difficulty with this approach is that in integrating the switches, the substrates of S_3 and S_4 must always remain reverse-biased with respect to their sources, but not so much as to degrade their ON state resistances. In addition, at circuit start-up, and under output short-circuit conditions ($V_{OUT} = V^+$), the output voltage must be sensed and the substrate bias adjusted accordingly. Failure to accomplish this will result in high-power losses and probable device latch-up.

This problem is eliminated in the TC7660S by a logic network which senses the output voltage (V_{OUT}) together with the level translators, and switches the substrates of S_3 and S_4 to the correct level to maintain necessary reverse bias.




FIGURE 4-1: TC7660S Test Circuit.

The voltage regulator portion of the TC7660S is an integral part of the anti-latch-up circuitry. However, its inherent voltage drop can degrade operation at low voltages.




FIGURE 4-2: Ideal Charge Pump Inverter.

To improve low-voltage operation, the LV pin should be connected to GND, disabling the regulator. For supply voltages greater than 3.5V, the LV terminal must be left open to ensure latch-up-proof operation and prevent device damage.

4.2 Theoretical Power Efficiency Considerations

In theory, a capacitive charge pump can approach 100% efficiency if certain conditions are met:

- The drive circuitry consumes minimal power.
- The output switches have extremely low on resistance and virtually no offset.
- The impedances of the pump and reservoir capacitors are negligible at the pump frequency.

The TC7660S approaches these conditions for negative voltage multiplication if large values of C_1 and C_2 are used. Energy is lost only in the transfer of charge between capacitors if a change in voltage occurs. The energy lost is defined in Equation 4-1:

EQUATION 4-1:

$$E = (1/2) * C_1 * (V_1^2 - V_2^2)$$

 V_1 and V_2 are the voltages on C_1 during the pump and transfer cycles. If the impedances of C_1 and C_2 are relatively high at the pump frequency (refer to Figure 4-2) compared to the value of R_L , there will be a substantial difference in voltages V_1 and V_2 . Therefore, it is desirable not only to make C_2 as large as possible to eliminate output voltage ripple, but also to employ a correspondingly large value for C_1 in order to achieve maximum efficiency of operation.

4.3 Designing with TC7660S – Do's and Don'ts

- Do not exceed maximum supply voltages.
- Do not connect the LV terminal to GND for supply voltages greater than 3.5V.
- Do not short circuit the output to V⁺ supply for voltages above 5.5V for extended periods; however, transient conditions including start-up are normal.
- When using polarized capacitors in the inverting mode, the + terminal of C₁ must be connected to pin 2 of the TC7660S and the + terminal of C₂ must be connected to GND.

5.0 APPLICATIONS INFORMATION

5.1 Simple Negative Voltage Converter

Figure 5-1 shows typical connections to provide a negative supply where a positive supply is available. A similar scheme may be employed for supply voltages anywhere in the operating range of +1.5V to +12V, keeping in mind that pin 6 (LV) is tied to the supply negative (GND) only for supply voltages below 3.5V.




FIGURE 5-1: Simple Negative Converter.

The output characteristics of the circuit in Figure 5-1 are those of a nearly ideal voltage source in series with a 70Ω resistor. Thus, for a load current of -10 mA and a supply voltage of +5V, the output voltage would be -4.3V.

The dynamic output impedance of the TC7660S is due primarily to capacitive reactance of the charge transfer capacitor (C1). Since this capacitor is connected to the output for only half of the cycle, it can be calculated as shown in Equation 5-1:

EQUATION 5-1:

$$X_C = \frac{2}{2fC_I} = 3.18 \Omega$$
 Where:
$$f = 10 \text{ kHz}$$

$$C1 = 10 \text{ } \mu\text{F}$$

5.2 Paralleling Devices

Any number of TC7660S voltage converters may be paralleled to reduce output resistance (refer to Figure 5-2). The reservoir capacitor, C_2 , serves all devices while each device requires its own pump capacitor, C_1 . The resultant output resistance is calculated as shown in Equation 5-2:

EQUATION 5-2:

$$R_{OUT} = \frac{R_{OUT}(of TC7660S)}{n (number of devices)}$$




FIGURE 5-2: Paralleling Devices Lowers Output Impedance.




FIGURE 5-3: Increased Output Voltage By Cascading Devices.

5.3 Cascading Devices

The TC7660S may be cascaded as shown in Figure 5-3 to produce larger negative multiplication of the initial supply voltage. However, due to the finite efficiency of each device, the practical limit is 10 devices for light loads. The output voltage is defined in Equation 5-3:

EQUATION 5-3:

$$V_{OUT} = -n(V^+)$$

Where:

n = an integer representing the number of devices cascaded

The resulting output resistance is approximately the weighted sum of the individual TC7660S $R_{\scriptsize OUT}$ values.

5.4 Changing the TC7660S Oscillator Frequency

It may be desirable in some applications (due to noise or other considerations) to increase the oscillator frequency. Pin 1, frequency boost pin, may be connected to V⁺ to increase oscillator frequency to 45 kHz from a nominal of 10 kHz for an input supply voltage of 5.0V. The oscillator may also be synchronized to an external clock as shown in Figure 5-4. In order to prevent possible device latch-up, a 1 k Ω resistor must be used in series with the clock output. In a situation where the designer has generated the external clock frequency using TTL logic, the addition of a 10 k Ω pull-up resistor to V⁺ supply is required. Note that the pump frequency with external clocking, as with internal clocking, will be half of the clock frequency. Output transitions occur on the positive-going edge of the clock.




FIGURE 5-4: External Clocking.

It is also possible to increase the conversion efficiency of the TC7660S at low load levels by lowering the oscillator frequency. This reduces the switching losses and is achieved by connecting an additional capacitor, C_{OSC} , as shown in Figure 5-5. Lowering the oscillator frequency will cause an undesirable increase in the impedance of the pump (C_1) and the reservoir (C_2) capacitors. To overcome this, increase the values of C_1 and C_2 by the same factor that the frequency has been reduced. For example, the addition of a 100 pF capacitor between pin 7 (OSC) and pin 8 (V^+) will lower

the oscillator frequency to 1 kHz from its nominal frequency of 10 kHz (a multiple of 10) and necessitate a corresponding increase in the values of C_1 and C_2 (from 10 μ F to 100 μ F).




FIGURE 5-5: Lowering Oscillator Frequency.

5.5 Positive Voltage Multiplication

The TC7660S may be employed to achieve positive voltage multiplication using the circuit shown in Figure 5-6. In this application, the pump inverter switches of the TC7660S are used to charge C_1 to a voltage level of V⁺-V_F (where V⁺ is the supply voltage and V_F is the forward voltage drop of diode D₁). On the transfer cycle, the voltage on C_1 plus the supply voltage (V⁺) is applied through diode D₂ to capacitor C_2 . The voltage thus created on C_2 becomes (2V⁺) - (2V_F) or twice the supply voltage minus the combined forward voltage drops of diodes D₁ and D₂

The source impedance of the output (V_{OUT}) will depend on the output current. However, for V^+ = 5V and an output current of 10 mA, it will be approximately 60Ω .




FIGURE 5-6: Positive Voltage Multiplier.

5.6 Combined Negative Voltage Conversion and Positive Supply Multiplication

Figure 5-7 combines the functions shown in Figure 5-3 and Figure 5-6 to provide negative voltage conversion and positive voltage multiplication simultaneously. For example, this approach would be suitable for generating +9V and -5V from an existing +5V supply. In this instance, capacitors C_1 and C_3 perform the pump and reservoir functions, respectively, for the generation of the negative voltage, whereas capacitors C_2 and C_4 perform the pump and reservoir, respectively, for the multiplied positive voltage. There is a penalty in this configuration which combines both functions. However, the source impedances of the generated supplies will be somewhat higher due to the finite impedance of the common charge pump driver at pin 2 of the device.




FIGURE 5-7: Combined Negative Converter and Positive Multiplier.

5.7 Efficient Positive Voltage Multiplication/Conversion

Since the switches that allow the charge pumping operation are bidirectional, the charge transfer can be easily performed both directions, backward and forward. Figure 5-8 shows a TC7660S transforming -5V to +5V (or +5V to +10V, etc.). The only problem is the internal clock and switch-drive section will not operate until some positive voltage has been generated. An initial inefficient pump, as shown in Figure 5-7, could be used to start this circuit (Figure 5-8) up after it bypass the other (D₁ and D₂ in Figure 5-7 would never turn on) or, as second solution, the diode and resistor shown dotted in Figure 5-8 can be used to "force" ON state the internal regulator.




FIGURE 5-8: Positive Voltage Conversion.

5.8 Voltage Splitting

The same bidirectional characteristics used in Figure 5-8 can also be used to split a higher supply in half as shown in Figure 5-9. The combined load will be evenly shared between the two sides. Once again, a high value resistor to the LV pin ensures start-up. Since the switches share the load in parallel, the output impedance is much lower than the standard circuits and higher currents can be drawn from the device. By using this circuit and the circuit of Figure 5-3, +15V can be converted (via +7.5V and -7.5V) to a nominal -15V with high series resistance (~250 Ω).




FIGURE 5-9: Splitting a Supply in Half.

5.9 Negative Voltage Generation for Display ADCs

The TC7106 is designed to work from a 9V battery. With a fixed power supply system, the TC7106 will perform conversions with input signal referenced to power supply ground.


5.10 Negative Supply Generation for 4½ Digit Data Acquisition System

The TC7135 is a 4½ digit ADC operating from ±5V supplies. The TC7660S provides an inexpensive -5V source. Refer to Microchip's AN16, "TC7135 Microprocessor Interface" and AN785, "Simplify A/D Converter Interface with Software" for TC7135 interface details and software routines.

6.0 PACKAGING INFORMATION

6.1 Package Marking Information

8-Lead PDIP (300 mil)









Example



8-Lead SOIC (3.90 mm)



Example



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

e3 Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

8-Lead Plastic Dual In-Line (PA) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing No. C04-018-PA Rev F Sheet 1 of 2

8-Lead Plastic Dual In-Line (PA) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

ALTERNATE LEAD DESIGN (NOTE 5)





	INCHES				
Dimens	sion Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е	.100 BSC			
Top to Seating Plane	Α	-	-	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	E	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.348	.365	.400	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	-	-	.430	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 5. Lead design above seating plane may vary, based on assembly vendor.

Microchip Technology Drawing No. C04-018-PA Rev F Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev K Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	-	_	1.75	
Molded Package Thickness	A2	1.25	_	-	
Standoff §	A1	0.10	_	0.25	
Overall Width	E		6.00 BSC		
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	_	0.50	
Foot Length	L	0.40	_	1.27	
Footprint	L1		1.04 REF		
Lead Thickness	С	0.17	_	0.25	
Lead Width	b	0.31	_	0.51	
Lead Bend Radius	R	0.07	_	_	
Lead Bend Radius	R1	0.07	_	_	
Foot Angle	θ	0°	_	8°	
Mold Draft Angle	θ1	5°	_	15°	
Lead Angle	θ2	0°	_	_	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits			MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M $\,$

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev K

NOTES:

APPENDIX A: REVISION HISTORY

Revision D (September 2023)

- Added Automotive Qualification to Features and examples in Product Identification System.
- Added values for ESD protection to Absolute Maximum Ratings†.
- Updated Section 6.0, Packaging Information.
- Made minor text and format changes throughout the document.

Revision C (November 2015)

- Updated Section 1.0, Electrical Characteristics.
- · Added Temperature Specifications table.
- · Updated Product Identification System.
- · Made minor typographical errors.

Revision B (August 2013)

- Added Appendix A: "Revision History" and Product Identification System.
- Updated Section 6.0, Packaging Information.

Revision A (May 2001)

· Original release of this document.

TC7660S

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X /XX	[X] ⁽¹⁾	xxx	Examples:		
	mperature Package	T	Qualification	a) TC7660S0	CPA:	Commercial temperature, PDIP package
		<u> </u>		b) TC7660SI	EPA:	Extended temperature, PDIP package
Device: Temperature	TC7660S: DC-to-DC Vol $C = 0^{\circ}C \text{ to } +70^{\circ}C$			c) TC7660S0	COA:	Commercial temperature, SOIC package
Range:	$C = 0^{\circ}C \text{ to } +70^{\circ}C \text{ o}$ $E = -40^{\circ}C \text{ to } +85^{\circ}C \text{ o}$ $V = -40^{\circ}C \text{ to } +125 \text{ o}$	C (Extended)		d) TC7660S	VOA:	Various temperature, SOIC package
Package:		Dual In-Line - 300 mi Small Outline - Narro	e) TC7660S0	COA713:	Commercial temperature, SOIC package, Tape and Reel	
Tape and Reel	Blank = Tube 713 = Tape and Reel 723 = Reverse Tape	(SOIC only) and Reel (SOIC only	1	f) TC7660SE	EOA:	Extended temperature, SOIC package
Qualification*:	·	and Reel (SOIC only	g) TC7660SEOA713:		Extended temperature, SOIC package, Tape and Reel	
	VAO = AEC-Q100 Aut *All currently available VA examples.		n in the	h) TC7660SEOA723:		Extended temperature, SOIC package, Reverse Tape and Reel
	охипрес.				OA713:	Various temperature, SOIC package, Tape and Reel
				j) TC7660SEOA713VAO:		Extended temperature, SOIC package, Tape and Reel, Automotive Qualified
	Note 1: Tape and Reel identifier or catalog part number desored identifier is used for order not printed on the device				VOAVAO:	Various temperature, SOIC package, Automotive Qualified
					r ordering purposes and is device package. Check o Sales Office for package	

TC7660S

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2001-2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-3172-9



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi. MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis
Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian

Tel: 86-29-8833-7252 China - Xiamen

Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301 **Korea - Seoul** Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910

Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820